ACEAXI Coherency Extensions
ADBAsynchronous Domain Bridge
ADBAMBA Domain Bridge
AFBCARM frame buffer compression
APApplication Processor
ASIDAddress Space ID
ATBAdvanced Trace Bus
ATCAddress Translation Cache
ATOSAddress Translation Operations
CAL Component Aggregation Layer
CCICache Coherent Interconnect
CDContext Descriptor
CDCclock domain crossing
CTSClock tree synthesis
DACDigital to Analog Convert
DDRDouble Data Rate SDRAM
DMADirect Memory Access
DRAMDynamic Random Access Memory
DTIdeferred translation interface
DVFS Dynamic Voltage and Frequency Scaling
DVM Distributed Virtual Memory 
ECMDQ Enhanced Command queue
EEPROMElectrically Erasable Programmable Read-Only Memory
ENTDAAEnter Dynamic Address Assignment
FlitFLow control unIT
HN-DIO coherent Home Node with DVM node 
HN-IIO coherent Home Node
I2CInter Integrated-Circuit
I3CImproved Inter Integrated Circuit
IAS Intermediate Address Size
IMEintelligent management engine
MMUMemory Management Unit
MPAMMemory System Resource Partitioning and Monitoring
MRLMemory region locking
MTSXMemory Tag Slave Interface
NIUNetwork Interface Units
NOCnetwork on chip
NSPNoc Socket Protocol (NSP)
NVIC Nested Vectored Interrupt Controller
OCMOn chip memory
OPopen drain
PARTIDMPAM partition ID
PASIDProcess Address Space ID
PBHA Page-Based Hardware Attributes 
PDPhysical design
Phit
PHysical layer transfer unIT (Phit)
PMCG Performance Monitor Counter Group 
PMGperformance monitoring group
PMUPerformance Monitoring Unit
PoS
Point of Serialization (PoS)
PoC
Point of Coherence (PoC)
PoP
Point of Persistence (PoP)
PoPAPoint of Physical Aliasing (PoPA)
PPpush pull
PTWProtected Table Walk
PVPhysical verification
QTWQueue and Table Walk
RAMRandom Access Memory 
RAS Reliability, Serviceability, and Availability
RN-DIO coherent Request Node with DVM support 
RN-I IO coherent Request Node
ROMRead Only Memory
RPMResource Power Manager
RTOSReal-time operating system
SARspecific absorption rate 电磁能量吸收比率
SBSXCHI to AXI or ACE-Lite bridge
SBZShould Be Zero
SETDASASet Dynamic Address from Static Address
SPISerial Peripheral Interface
SRAMStatic Random Access Memory
STEStream Table Entry
STUSmallest Translation Unit
T CFclock fall time
T CRclock rise time
T HDhold time
T SU setup time
TBI Top Byte Ignore
TBUtranslation buffer unit
TCMTightly-Coupled Memory
TCUtranslation control unit
TLBtranslation lookaside buffer
ToFTime-of-Flight 飞行时间
TTDTranslation table descriptor
UAS Upstream Address Size 
VDSPVision DSP subsystem
VMIDVirtual Machine ID
VMIDs Virtual Machine IDentifiers 
XP Crosspoint
SPMISystem Power Management Interface
IbsInterface Blocks
ASIBAXI Slave Interface Block
IBInterface Block
AMIBAXI Master Interface Block
CDASCyclic Dependency Avoidance Schemes
SASSingle Active Slave (SAS)
IPAintermediate physical address
UCLIUnified Command Line Interface
SOMASpecification of Model Architecture
DDVAPIData-Driven Verification API
GUIgraphical user interface
PRPlace and Route
GDSGraphic Data System
UFSUniversal Flash Storage

Logo

DAMO开发者矩阵,由阿里巴巴达摩院和中国互联网协会联合发起,致力于探讨最前沿的技术趋势与应用成果,搭建高质量的交流与分享平台,推动技术创新与产业应用链接,围绕“人工智能与新型计算”构建开放共享的开发者生态。

更多推荐